CPU design - PDFSEARCH.IO - Document Search Engine

CPU design
Results: 174

#	Item
71	Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware∗ Smruti R. Sarangi, Abhishek Tiwari, and Josep Torrellas University of Illinois at Urbana-Champaign {sarangi,atiwari,tor Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-10-02 23:11:09 Microprocessors Central processing unit X86 architecture Multi-core processor Parallel computing Athlon CPU cache P5 Microcode Computer hardware Computer architecture Computing
72	The Design Complexity of Program Undo Support in a General Purpose Processor Radu Teodorescu and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-25 18:05:40 Computing CPU cache Undo Speculative execution Application checkpointing Rollback Speculative Processor register Computer architecture Computer hardware Central processing unit
73	BlueShift: Designing Processors for Timing Speculation from the Ground Up∗ Brian Greskamp, Lu Wan, Ulya R. Karpuzcu, Jeffrey J. Cook, Josep Torrellas, Deming Chen, and Craig Zilles Departments of Computer Science and o Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2009-01-11 13:30:20 Electronic engineering Microprocessors Parallel computing Microarchitecture Intel Core Branch predictor Physical design CPU cache Static timing analysis Computer hardware Computer architecture Central processing unit
74	QUESTION FROM THE FLOOR: Yentl Leung, School of Design, Hong Kong Polytechnic University. I am very pleased to learn about a lot of views and comments on the creativity issues. This morning we spent a lot of time learnin Add to Reading List Source URL: www.cpu.gov.hk Language: English - Date: 2012-09-24 22:14:41 PTT Bulletin Board System Taiwanese culture Xiguan
75	QUESTION FROM THE FLOOR: Yentl Leung, School of Design, Hong Kong Polytechnic University. I am very pleased to learn about a lot of views and comments on the creativity issues. This morning we spent a lot of time learnin Add to Reading List Source URL: www.cpu.gov.hk Language: English - Date: 2012-09-24 05:13:08 PTT Bulletin Board System Taiwanese culture Xiguan
76	QUESTION FROM THE FLOOR: Yentl Leung, School of Design, Hong Kong Polytechnic University. I am very pleased to learn about a lot of views and comments on the creativity issues. This morning we spent a lot of time learnin Add to Reading List Source URL: www.cpu.gov.hk Language: English - Date: 2012-08-23 03:16:45 PTT Bulletin Board System Taiwanese culture Xiguan
77	Intel® Celeron® Processor Specification Update Release Date: September 2002 Document Number: [removed]The Intel® Celeron® processor may contain design defects or errors known as errata, which may cause the Add to Reading List Source URL: www.orpheuscomputing.com Language: English - Date: 2009-07-22 05:58:47 Intel Pentium II Pin grid array P5 Electronic engineering CPU sockets Computer hardware Intel Core Celeron
78	Design and PCB Layout Considerations for Dynamic Memories interfaced to the Z80 CPU by Tim Olmstead[removed] Add to Reading List Source URL: www.cpm.z80.de Language: English - Date: 2009-12-12 11:07:59 Dynamic random-access memory Zilog Z80 Static random-access memory SIMM Memory controller Random-access memory Synchronous dynamic random-access memory Memory refresh Computer memory Computer hardware Computing
79	• Model Validation Methodology Stimuli RTL Model Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:45:39 Post-silicon validation Pentium Pro Logic simulation CPU design Pentium Integrated circuit design Intel P5 Pentium D Electronic engineering Digital electronics Electronics
80	[removed]David Jeffrey Ljung Madison - Resume David Jeffrey Ljung Madison Programming, Algorithm Design/Development, VLSI / CPU Verification Add to Reading List Source URL: davesource.com Language: English - Date: 2014-10-17 23:07:38 Hardware description languages Hardware verification languages Formal methods Logic in computer science Verilog Application-specific integrated circuit Post-silicon validation Formal verification Random test generator Electronic engineering Electronic design automation Digital electronics

UPDATE